SLICE Retreat - Introduction to Memorysim

Here, I provided an introduction to MemorySim, a high fidelity RTL model to simulate HBM 2. The model can be used in RTL-level synthesis via Chipyard to obtain low-level address traces on RISCV binary workloads generated from C programs, as well the FPGA emulation toolchain surrounding FireSim.